Hp ProLiant ML350 G6 Server User Manual Page 47

  • Download
  • Add to my manuals
  • Print
  • Page
    / 144
  • Table of contents
  • TROUBLESHOOTING
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 46
Hardware options installation 47
For the latest memory configuration information, see the QuickSpecs on the HP website
(http://www.hp.com).
RDIMM maximum memory configurations
The following table lists the maximum memory configurations possible with 16-GB RDIMMs.
Rank Single-processor Dual-processor
Single-rank
36 GB 72 GB
Dual-rank
72 GB 144 GB
Quad-rank
96 GB 192 GB
UDIMM maximum memory configurations
When using 2-GB single- or dual-rank UDIMMs, the server supports a maximum of 24 GB with one processor
and 48 GB with two processors.
Low voltage DIMMs
Low Voltage DDR3 DIMMs operate at a lower voltage (1.35V) than standard voltage DDR3 DIMMs (1.5V),
and therefore consume less power. However, LVDIMMs are configured to operated at standard voltage
levels (1.5V) under the following conditions:
If LVDIMMs are mixed with standard DDR3 DIMMs on the same server, the LVDIMMs operate at 1.5V.
If there are two dual-rank LVDIMMs per channel on any populated memory channel in the system
running at 1333 MHz, the LVDIMMs operate at 1.5V.
This setting preserves maximum memory subsystem performance. To have DIMMs operate at 1.35V,
configure the Maximum Memory Bus Frequency option in the ROM-Based Setup Utility to 1066 MHz.
If there is one quad-rank LVDIMM per channel on any populated memory channel in the system running
at 1066 MHz, the LVDIMMs operate at 1.5V.
This setting preserves maximum memory subsystem performance. To have DIMMs operate at 1.35V,
configure the Maximum Memory Bus Frequency option in the ROM-Based Setup Utility to 800 MHz.
LVDIMMs are only supported for use with the Intel® Xeon® 5600 series of processors.
Advanced ECC memory configuration
Advanced ECC memory is the default memory protection mode for this server. Standard ECC can correct
single-bit memory errors and detect multi-bit memory errors. When multi-bit errors are detected using
Standard ECC, the error is signaled to the server and causes the server to halt.
Advanced ECC protects the server against some multi-bit memory errors. Advanced ECC can correct both
single-bit memory errors and 4-bit memory errors if all failed bits are on the same DRAM device on the DIMM.
Advanced ECC provides additional protection over Standard ECC because it is possible to correct certain
memory errors that would otherwise be uncorrected and result in a server failure. The server provides
notification that correctable error events have exceeded a pre-defined threshold rate.
Page view 46
1 2 ... 42 43 44 45 46 47 48 49 50 51 52 ... 143 144

Comments to this Manuals

No comments